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namic range of 86 dB for H 100 kHz input signal bandwidth.
Introduction
Operational amplifiers are a critical element in analog sampled-data circuits, such as SC filters, AX modulators and pipelined A/D converters. Higher and higher clock frequency requirement for these circuits translates directly to higher frequency requirement for the op-amp. A high gain bandwidth (GBW) is essential for accurate dynamic charge transfer in an SC circuit in a short sampling period, to realize high Q and precise poles, whereas the precise phase requirement of ideal integrators normally makes 80 dB DC-Gain, or more, desirable [ 11.
Today, a large part of sampled-data circuits are designed for use in battery operated devices like portable audio equipment or wireless transceivers. For the latter power consumption is one of the most critical measures, be1:ause the battery accounts for 20% of the overall cost, as well as stbstantial part of the weight and size, of a handset [2] . Power efficient design of all circuitry in portable equipment is therefore a key factor in reducing cost or extending lifetime of the battery. Since the op-amps usually dissipate most of ''This work has been funded by KTI and Philips Semiconductors Ltd., Zurich
We shall first describe how the use of the amplifier-regulated cascode technique frees the DC-gain consideration from the power optimization, before analyzing how the minimal power is achieved for a given GBW, acceptable phase margin and output swing. Folded cascode, known for it's good high frequency behaviour [4] , serves as basic topology. Measurements of 5 OTA's will be used to validate the design approach. The pratical use of the method will be shown for the implementation of a switched-capacitor AX modulator.
Gain enhancement
The gain enhancement technique shown in fig. 1 employs an amplifier in a local feedback loop to increase the equivalent output resistance of the cascode structure [S] . The resulting DC-gain of the overall amplifier is then the product of the gain of a normal (folded) cascode amplifier with that of the regulating amplifier in the local loop. Since the latter gain compensates for the gain loss in the normal cascode structure when smaller channel lengths and hgher currents are used, h g h DC-gain becomes relatively easy to achieve. Our own experience based on successful implementations using 1, 0.7 and 0.5 p m CMOS technologies [6] , shows that even using minimum channel length transistors at relatively h g h current levels (mA's), more than 85dB DC-gain can be easily achieved. An important impact of this observation is that DC-gain and speed considerations can be treated separately. The auxiliary amplifiers provide the necessary DC-gain, while the main op-amp can be optimized for speed at a given power or vice versa using minimum gate length transistors.
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When the signal processing requirement dictates a particular GBW of the amplifier, such a bandwidth can be realized by different combinations of current consumption, phase margin (PM) and output strong inversion is more expedient than piecewise formulations. In our implementation the EKV model [SI is used. The optimization is based on a 0.5 p m CMOS, N-well technology and the optimization results have been cross-checked with SPICE simulations of the obtained circuit using more sophisticated models. swing (OS), whch are softer system requirements that can sometimes be traded against one another withn certain ranges. If we assume that high currents combined with minimum length transistors do not prevent us from acheving high DC-gain in a regulated cascode amplifier, then the design constraints for the main amp simplify to the set of equations and inequalities 1 to 5,
where GBW is the unity-gain bandwidth of the OTA, GBWo is the gain bandwidth product and P 3 is the first nondominant pole associated with the source node of M3. The minimum acceptable phase margin and output swing (assumed symmectrical) are designated by PMm;, and OS,,, , respectively. Assuming minimum channel length for the critical transistors M1, M2 and M3, the design variables are thus the channel widths W I , WZ and W3, plus the bias currents I d 1 and Id3, where the latter define the power consumption. In t h s framework minimizing power at a given gain bandwidth is equivalent to maximizing GBW for given values of I d 1 and Id3 whch is more convenient for mathematical treatment. Optimizing GBW means solving for the set of 5 design variables that lender the highest GBW in (l), while still satisfying phase margin (2) and the output swing (3) inequalities. Maximum GBW is used here in its strict sense that assuming the process parameters used are correct, it is not possible to find a combination of transistor dimensions that yields a higher GBW for the same current.
Although analytical solutions to the above optimization can be found in special cases, in general a numerical solution is required. Many well known algorithms can be used [7] . To solve the above optimization, it is important to remember that as widths are changed while current is kept constant, the resulting transistor may either work in strong inversion, or weak and moderate inversion. Incorporating conditional checks in a numerical solver lengthens computation time and may lead to nonconvergence, so that a general model that makes continuous transition from weak to moderate and tical to maximize siew rate,-output load and supply voltage are as given in fig. 2 . At low GBW's the lowest current is found with higher PM and OS than the specified minimum. As the GBW is increased the curves diverge, which signifies that the phase margin bound is held now with equality. For high GBW's the necessary minimum current increases rapidly due to the output swing constraint. At low gain bandwidth levels Id3 increases proportionally to GBW, showing that the input transistors are in weak inversion. As GBW increases the exponent in the Id3 -GBW dependence increases gradually, first to 2, signifying strong-inversion, and then towards infinity, signifying limitation by output swing. 3 shows the minimum current for a fixed minimum phase margin and different bounds on the output swing. As expected the curves of figs. 2 and 3 are identical for low levels of GBW confirming the unique GBW-Id3 solution at the chosen constraints on PM and OS. When GBW is increased the curves diverge and limit the achievable gain bandwidth to a region determined by the minimum output swing.
The above discussion shows that for high gain bandwidth levels, the optimum solution satisfies the equations (2) and (3) with equdity. For t h s region phase margin and output swing can be directly traded with GBW. At lower GBW, PM and OS are not limiting the design, so that optimizing the input transistors will be the main concern to obtain minimum power dissipation whle transistors M2 and M3 can be enlarged to improve matchmg.
In most op-amp applications a minimum output slew rate (SR,,,) is required as well. For the OTA of fig. 1 the SR constraint is given In this situation the designer may either solve for (1) - (6) which results in suboptimum gain bandwidth or relax the slew rate requirement by reducing the node voltage swing in the application. 
OTA implementation
To validate the optimization procedure over a wide range of bias currents and to demonstrate the kind of performance that can be achleved by it, we have implemented 5 fully differential folded cascode OTA's, each biased at ten times the current of the previous, plus a duplication of the 5th OTA, adding to it the gain enhancement. The common design parameters are: CL = 1 pF, = 70°, OS,,, = 1.2 V (single ended). The obtained optimal transistor widths for M1 to M3 are given in table 1 together with the values for PM and OS and the maximum GBW. Whle the values for W 1 vary less than a factor of 3 over the entire bias range, the optimum W2 and W3 differ by more than a factor of 100 due to the required output swing. Th,: schematics of the implemented OTA's are shown in fig. 4 
to 6.
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OTA measurement
Fig . 7 shows the test setup used to measure the series of OTA's. A large output buffer stage and a feedback network with a gain of 10 have been integrated on chip to facilitate high frequency measure- At low current levels the small sizes of M2 and M3 can lead to large mismatch in the bia:; currents and node voltages in the dif- by measurement. For low to medium branch current the measurements are withn 20% of the designed values. Only at the lOmA current level a large devation is observed and we are working on improving the test-setup. Table 2 summarizes the measured results of all OTAs. The output swing is given for 1 % THD, single ended. Fig. 10 shows the die photograph of the 1 mA OTA. The latter, in addition to proving the optimal design procedure, exhbits excellent performance in its own right. . The baseband A/D-converter handles much lower signal frequencies and should not draw more current from the battery than the AGC. For GSM, a power budget of 5 mW should be adequate for a baseband (100 kHz) ADC with more than 80dB of dynamic range (DR) and signal to noise and distortion ratio (SNDR).
Oversampled AX modulation has become the technique of choice for the baseband and voiceband signal AD-converters in todays mobile handset because of its high dynamic range capability at low circuit complexity. Modem submicron CMOS technologies allow the clock rates for this type of converter to increase beyond 10 MHz while still maintaining a power dissipation in the order of a few milliwatts. fig. 11 have been designed to minimize the in-band quantization noise of the modulator. The circuit adds other imperfections like switching noise, amplifier noise and harmonic distortion. To minimize the current dissipation these additional imperfections should be kept low in a power efficient manner. Due to the noise shaping property of feedback loop in AX modulation, errors introduced at the first stage of the circuit contribute most to such unwanted in-band distortions, whereas errors from subsequent stages are attenuated by the corresponding gain of the preceding stage [13] . The available power should therefore be used mainly for the first integrator in order to lower the amplifier originated in-band noise aid to drive large capacitors in the feedback D/A-converter and thl: input sampler for low switching noise. We have realized a bias current ratio of 1:0.5:0.5 for the 3 OTA's, where good matching was important for the selection of capacitor sizes in the second an third integrator as well. To achieve a h g h power efficiency for the entire modulator we designed the power dependent in-band circuit noise at about the same level as the fixed quantization noise. We have applied the analjtical approach of section 3 to optimize the power in the modulator. For brevity but without losing generality we concentrate the discussion to OTA1. The capacitor values for the first integrator set the requirements for the settling behaviour parameters of OTA1. Analysis following [14] shows that slew rate 2 lOOV/ps (differential) and gain bandwidth 2 56MHz is sufficient for a peak SNDR 2 t10dB. Fig. 12 shows the basic schematic for all OTA's with numbers given for OTA1. The circuit structure i s identical to the one of fig. 6 . The SC common mode feedback allows us to balance the OTA's capacitive load between the two clock phases in the application. (4) comprises therefore the effective load of the feedback network including the OTA's input capacitance. Fig. 14 gives the optimization result for the bounds PM 2 70" and OS 2 2.2V. Id1=60pA and Id3=75 pA were chosen to satisfy the circuit level requirements for OTAl leaving some reserve for the gain-bandwidth. Extra current has been given to Id3 to prevent cut-off of M3 and M4 and excess slewing of the aux amps. Simulated and measured GBW of OTAl are withn 30% of the optimization results. We measured a unitygain bandwidth of 62 MHz at 75" of phase margin and a DC-gain of 101 dB. The entire circuit has a power consumption of 2.8 mW at a 3 V supply. This is far less than previously reported designs for the same application [15], [lo] . 
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